# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

THIS PAGE BLANK (USPTO)

## PATENT ABSTRACTS OF JAPAN

(11)Publication number:

11-042554

(43) Date of publication of application: 16.02.1999

(51)Int.CI.

B24B 37/04 G01B 7/00 H01L 21/304

(21)Application number: 09-215658

(71)Applicant: NEC CORP

(22)Date of filing:

25.07.1997


(72)Inventor: SATO UICHI


### (54) POLISHING AMOUNT CONTROL DEVICE

#### (57)Abstract:

PROBLEM TO BE SOLVED: To provide a polishing amount control device whereby a local residual film thickness of a wafer can be measured, so as to prevent a bad influence from being given to a characteristic of a semiconductor chip by measuring applied voltage.

SOLUTION: Opposed to an electrode 2 in a dicing area formed in a wafer 1, a measuring electrode 9 is divisionally arranged in a polishing pad 8. In a wafer hold means 6 in a side of the wafer 1, a correction electrode 5 is provided, on the other hand, a correcting measuring electrode 10 is left as provided in a position opposed to the correction electrode 5 of the polishing pad 8. In this condition, polishing is performed, and a static capacity between the electrode 2 and the measuring electrode 9 is obtained. In accordance with a of this measured capacity value, pressure of air is applied from a local pressure hole 6a, an inter-layer insulating film 11 of the wafer is pressed to a side of the pad 8, and polishing is performed in this pressed condition.





#### **LEGAL STATUS**

[Date of request for examination]

25.07.1997

[Date of sending the examiner's decision of rejection]

06.01.2000

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

#### \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### DETAILED DESCRIPTION

## [Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the amount control unit of polishes which is applied to the amount control unit of polishes, especially controls the amount of polishes of the front face of a semi-conductor wafer.

[0002]

[Description of the Prior Art] In the manufacture process of a semi-conductor wafer, flattening of the front face of this semi-conductor wafer may be ground and carried out. The check of the degree of this flattening is performed by measuring the residual film thickness on the front face of a wafer. <u>Drawing 5</u> is the block diagram of an example of a means to measure the conventional residual film thickness (for example, JP,4-357851,A).

[0003] It has the dielectric layer 102 by which the conventional residual membrane measurement means was formed in the inferior surface of tongue of a wafer 101 and this wafer 101 as shown in <u>drawing 5</u>, the polish plate 103 which grinds a wafer 101 while rotating, the slurry 104 which is an abrasive material at the time of grinding a wafer, the amplifier 105 which shifts 180 degrees of phases of the input voltage for measurement, and the measurement section 106 grade which computes thickness from the measured displacement current. Two electrodes 103a and 103b insulated mutually are formed in said polish plate 103.

[0004] In this condition, to the measurement electrical potential difference impressed to electrode (protection electrode) 103b of another side, about 180 degrees, the measurement electrical potential difference impressed to one electrode (measuring electrode) 103a shifts a phase, and is impressed. And a drive current is supplied to protection electrode 103b with measuring-electrode 103a and a bootstrap system, and the measurement section 106 keeps the displacement current constant so that the amplitude of driver voltage may be proportional to dielectric layer thickness. And residual film thickness is measured by measuring the electrical potential difference outputted from the measurement section 106.

#### [0005]

[The technical problem which invention makes solution \*\*\*\*\*\*] However, there was the following trouble in the conventional measurement means. That is, the average of the thickness of the whole wafer will be detected with the conventional measurement means. therefore -- the time of diameter[ of macrostomia ]-izing a wafer -- being partial (local) -- although the amounts of residual membranes differ, and this partial amount of residual membranes is measured, it cannot do. Moreover, although chip area and dicing area are formed in a wafer, since the electrical potential difference for residual-film-thickness measurement is impressed also to chip area and the electric field by this electrical potential difference occur, it will have a bad influence on the property of a semiconductor chip. [0006] Then, the local residual film thickness of a wafer of the purpose of this invention is measurable, and it is offering the amount control unit of polishes it was made not to have a bad influence on the property of a semiconductor chip with the applied voltage for measurement.

[Means for Solving the Problem] In order to solve said technical problem invention according to claim 1 The ground object with which the 1st electrode was prepared along the polished surface, and the scouring pad with which the 2nd electrode was prepared in the location which opposite arrangement is carried out at this ground object, and counters said 1st electrode, It is characterized by having an electrical-potential-difference impression means to impress an electrical potential difference between said 1st electrode and 2nd electrode, and a volumetry means to measure the capacity between said 1st electrode and 2nd electrode. Moreover, invention according to claim 4 is characterized by having a press means to turn the part of the request in said ground object to said scouring pad, and to press it. Moreover, said ground object of invention according to claim 6 is a semi-conductor wafer, and it is characterized by forming said 1st electrode in dicing area parts other than the chip area formed in this semi-conductor wafer. [0008] Are in the condition carried out in this way, for example, divide the 2nd electrode of a scouring pad, the 1st

electrode is made to counter, and the capacity of each part corresponding to this 2nd electrode is measured. The part which carries out electrical-potential-difference impression in this case is dicing area. And according to the size of this measured capacity value, a ground object is pushed against a scouring pad side with a press means, and it grinds in this condition of having pushed. If it does in this way, since electrical-potential-difference impression will be carried out in dicing area, it becomes possible not to have a bad influence on the property of a semiconductor chip, and to control partially the thickness of the semi-conductor wafer of the diameter of macrostomia. [0009]

[Embodiment of the Invention] Hereafter, this invention is explained based on the example of an operation gestalt of illustration. <u>Drawing 1</u> and <u>drawing 2</u> are drawings showing this example of an operation gestalt, and the sectional view where <u>drawing 1</u> (A) meets the top view of a wafer, and <u>drawing 1</u> (B) meets an A-A line, and <u>drawing 2</u> are the top views showing the physical relationship of a scouring pad and a wafer.

[0010] As shown in drawing 1 and drawing 2, it is the object section in which an interlayer insulation film 11 is formed in the inferior-surface-of-tongue side of the circular wafer 1 at one, and the inferior surface of tongue of this interlayer insulation film 11 grinds [drawing 1 (A) and (B)]. Two or more LSI chip area 17 is formed in a wafer 1 of the dicing area formed in the shape of a matrix, and the electrode 2 is formed in this dicing area. One pole of the drive power source 18 for measurement is connected to this electrode 2. A wafer 1 is held so that the perimeter of this wafer may be surrounded by the wafer attachment component 6, and partial pressurization hole 6a which impresses the pneumatic pressure supplied from the pneumatic pressure generator which is not illustrated is drilled in this attachment component 6 corresponding to the direction of a train of the electrode 2 arranged in the shape of a matrix. The rotation drive of the wafer attachment component 6 is carried out by the rotation means which is not illustrated around the medial axis O1 (refer to drawing 1 (B) and drawing 2) of a wafer 1, with the wafer 1 held. Angle of rotation of a wafer 1 is a medial axis O1. It is detected by the wafer angle-of-rotation detector 13 linked directly.

[0011] Moreover, it is a medial axis O8 by rotation means by which a scouring pad 8 is arranged under the wafer 1, and this pad 8 is not illustrated. A rotation drive is carried out around. That is, a wafer 1 and a scouring pad 8 rotate in the state of the eccentricity from which the center of rotation differed (refer to <u>drawing 2</u>). Angle of rotation of a scouring pad 8 is a medial axis O1. It is detected by the scouring pad angle-of-rotation detector 14 linked directly. Between the interlayer insulation film 11 of a wafer, and a scouring pad 8, the non-conductive slurry (abrasive material) 12 is supplied.

[0012] The wafer attachment component 6 is equipped with the retainer 4 held firmly so that there may be no dedropping a wafer 1, it is the interior of this retainer 4, and the proofreading electrode 5 is embedded at the opposed face with a scouring pad 8. This proofreading electrode 5 is connected to one pole of said drive power source 18. Moreover, in the interior of the top-face side of a scouring pad 8, the measuring electrode 10 for proofreading and the measuring electrode 9 are embedded. The measuring electrode 9 and the measuring electrode 10 for proofreading are connected to the pole of another side of said drive power source 18.

[0013] And as shown in <u>drawing 2</u>, there is one measuring electrode 10 for proofreading, and the electrode 9 for measurement counters the electrode 2 formed in the dicing area of a wafer 1, and are prepared. [ two or more ] There is also a proofreading electrode 5 prepared in the retainer 4 of a wafer 1.

[0014] Next, actuation of this example of an operation gestalt is explained, referring to <u>drawing 3</u> and <u>drawing 4</u>. (1) After the measurement interlayer insulation film 11 and scouring pad 8 of residual film thickness have contacted, the rotation drive of a wafer 1 and the scouring pad 11 is carried out in the same direction by the rotation means which is not illustrated, and polish is performed. And in measuring the residual film thickness of an interlayer insulation film 11 during polish, it checks that the relative rotation location of the proofreading electrode 5 prepared in the wafer 1 and the measuring electrode 10 for proofreading prepared in the scouring pad 8 has been in agreement with the wafer angle-of-rotation detector 13 and the scouring pad angle-of-rotation detector 14.

[0015] In the state of coincidence of this relative rotation location, the electrostatic capacity C1 (refer to <u>drawing 3</u>) by the slurry 12 which intervened between the proofreading electrode 5 and the measuring electrode 10 for proofreading is measured with the electrostatic-capacity measuring instrument 3. Electrostatic capacity C3 according to the electrode 2, the measuring electrode 9, and slurry 12 of a wafer to coincidence It measures with the electrostatic-capacity measuring instrument 3. Said electrostatic capacity C1 It is the electrostatic capacity used as criteria, even if a wafer 1 is ground, it is eternal, and it is said electrostatic capacity C3. It changes by polish.

[0016] and said electrostatic capacity C3 from -- electrostatic capacity C1 Deducted electrostatic capacity C2 It becomes the capacity resulting from the thickness (residual film thickness) of an interlayer insulation film 11. This electrostatic capacity C2 It is based and asks for residual film thickness. In addition, electrostatic-capacity value C2 What is necessary is just to prepare the relation with residual film thickness as a table beforehand according to the quality of the material of an interlayer insulation film, the quality of the material of a slurry, etc. If measurement of the above residual film thickness is performed to all the measuring electrodes 9 in a scouring pad 8, it will become possible to detect irregularity

with a partial (local) wafer front face.

[0017] (2) As partial pressurization showed to polish  $\frac{drawing 4}{d}$  (A), suppose that irregularity is formed in the inferior surface of tongue of an interlayer insulation film 11. The residual film thickness of this insulator layer 11 presupposes that they are "a, b, c, d" sequentially from the left, and presupposes that there is relation of c=d>a>b. In this case, arrow-head p1 -p4 shown in drawing (A) from the partial pressurization hole six a1 to 6a4 of the part corresponding to a-d Air pressurization of the magnitude corresponding to die length is performed, and it is p3 =p4 >p1 >p2. It grinds with a scouring pad 8 in the state of pressurization. If it does in this way, since the amount of polishes can be adjusted according to residual film thickness, it becomes possible to carry out flattening through the interlayer insulation film 11 whole.

[0018] In addition, although this example of an operation gestalt explained the case of a semi-conductor wafer as a ground object, of course, this invention is applicable also to the object of which flat [ other ] are required. [0019]

[Effect of the Invention] Since the amount of polishes according to the part of each [ the condition of having divided the ground object (semi-conductor wafer) ] is controllable according to this invention as explained above, even if it is the semi-conductor wafer of the diameter of macrostomia, flattening of the whole front face can be carried out. Moreover, since the electrical potential difference for measurement is impressed to the dicing area of a semi-conductor wafer, it does not have a bad influence on the property of a semiconductor chip.

[Translation done.]

#### \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

#### **CLAIMS**

[Claim(s)]

[Claim 1] The amount control unit of polishes which opposite arrangement is carried out at the ground object with which the 1st electrode was prepared along the polished surface, and this ground object, and is characterized by to have an electrical-potential-difference impression means impress an electrical potential difference between the scouring pad with which the 2nd electrode was prepared in the location which counters said 1st electrode, and said 1st electrode and 2nd electrode, and a volumetry means measure the capacity between said 1st electrode and 2nd electrode.

[Claim 2] The amount control unit of polishes according to claim 1 characterized by supplying an abrasive material

between said ground objects and scouring pads.

[Claim 3] The amount control unit of polishes given in either claim 1 characterized by having the reference electrode prepared in the opposed face with said scouring pad of a maintenance means to hold said ground object, and the reference electrode for measurement prepared in the location which counters said reference electrode of said scouring pad, or claim 2.

[Claim 4] The amount control unit of polishes according to claim 1 to 3 characterized by having a press means to turn the part of the request in said ground object to said scouring pad, and to press it.

[Claim 5] Said press means is the amount control unit of polishes according to claim 4 characterized by being the air pressure supply means formed in said maintenance means.

[Claim 6] It is the amount control unit of polishes according to claim 1 to 5 characterized by for said ground object being a semi-conductor wafer, and forming said 1st electrode in dicing area parts other than the chip area formed in this semiconductor wafer.

[Claim 7] The amount control unit of polishes according to claim 1 to 6 characterized by measuring the capacity of each part between the 1st electrode formed in said dicing area, and two or more 2nd electrodes formed in said scouring pad with said volumetry means, and pressing this each part with said press means according to the measurement result of each part of said.

[Translation done.]

\* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **DESCRIPTION OF DRAWINGS**

[Brief Description of the Drawings]

[<u>Drawing 1</u>] It is drawing showing the example of an operation gestalt of this invention, and is the sectional view where (A) meets the top view of a wafer and (B) meets an A-A line.

[<u>Drawing 2</u>] It is the top view showing the electrode disposition of the scouring pad of this example of an operation gestalt.

[<u>Drawing 3</u>] It is drawing showing the inter-electrode electrostatic capacity at the time of grinding in this example of an operation gestalt.

[<u>Drawing 4</u>] It is drawing showing the partial pressurization at the time of grinding in this example of an operation gestalt, and (A) is a sectional view and (B) is a top view.

[Drawing 5] It is the outline block diagram of the conventional amount control unit of polishes.

[Description of Notations]

- 1 Wafer (Ground Object)
- 2 Electrode (1st Electrode)
- 3 Electrostatic-Capacity Measuring Instrument (Volumetry Means)
- 4 Retainer
- 5 Proofreading Electrode (Reference Electrode)
- 6 Wafer Attachment Component
- 6a Partial pressurization hole (a press means, air pressure supply means)
- 8 Scouring Pad
- 9 Measuring Electrode (2nd Electrode)
- 10 Measuring Electrode for Proofreading (Reference Electrode for Measurement)
- 11 Interlayer Insulation Film (Ground Object)
- 12 Slurry (Abrasive Material)
- 17 Chip Area

[Translation done.]

(19)日本国特許庁 (JP)

## (12) 公開特許公報(A)

(11)特許出願公開番号

## 特開平11-42554

(43)公開日 平成11年(1999)2月16日


(51) Int.Cl. <sup>6</sup>	識別記号	<b>F</b> I		
B 2 4 B 37/0	4	B 2 4 B 37/04	37/04 D	
G01B 7/0	0	G01B 7/00	K	
		W		
H01L 21/3	04 3 2 1	H01L 21/304 321E		
		審査請求 有 請沈	求項の数7 FD (全 5 頁)	
(21)出願番号 特願平9-215658		(71)出願人 000004237		
		日本電気株式	式会社	
(22)出願日	平成9年(1997)7月25日	東京都港区芝五丁目7番1号		
		(72)発明者 佐藤 右一		
		東京都港区	芝5丁目7番1号 日本電気株	
		式会社内		
		(74)代理人 弁理士 小林	<b>番川 洋二</b>	


#### (54) 【発明の名称】 研磨量制御装置

#### (57)【要約】

【課題】 ウェハの局所的な残膜厚が測定可能であり、 測定用印加電圧により半導体チップの特性に悪影響を与 えないようにした研磨量制御装置を提供する。

【解決手段】 ウェハ1に形成されたダイシングエリアの電極2に対向して、研磨パッド8に測定電極9を分割配置する。また、ウェハ1側のウェハ保持手段6に校正電極5を設け、一方研磨パッド8の前記校正電極5に対向した位置に校正用測定電極10を設けておく。この状態で研磨を行い、電極2と測定電極9との間の静電容量を求める。そして、この測定容量値の大小に応じて局所加圧孔6aから空気加圧してウェハの層間絶縁膜を研磨パッド側に押しつけ、この押しつけた状態で研磨を行う。





1

#### 【特許請求の範囲】

【請求項1】 研磨面に沿って第1電極が設けられた被 研磨物と、

該被研磨物に対向配置され、前記第1電極に対向する位 置に第2電極が設けられた研磨バッドと、

前記第1電極と第2電極との間に電圧を印加する電圧印 加手段と、

前記第1電極と第2電極との間の容量を測定する容量測 定手段とを備えたことを特徴とする研磨量制御装置。

【請求項2】 前記被研磨物と研磨バッドとの間に研磨 10 剤を供給するようにしたことを特徴とする請求項1記載 の研磨量制御装置。

【請求項3】 前記被研磨物を保持する保持手段の、前 記研磨パッドとの対向面に設けられた基準電極と、

前記研磨パッドの、前記基準電極に対向する位置に設け られた測定用基準電極とを備えたことを特徴とする請求 項1または請求項2のいずれかに記載の研磨量制御装

【請求項4】 前記被研磨物における所望の箇所を、前 記研磨パッドに向けて押圧する押圧手段を備えたことを 20 特徴とする請求項1乃至請求項3のいずれかに記載の研 磨量制御装置。

【請求項5】 前記押圧手段は前記保持手段に設けられ た空気圧供給手段であることを特徴とする請求項4記載・・ の研磨量制御装置。

【請求項6】 前記被研磨物は半導体ウェハであり、 前記第1電極は該半導体ウェハに形成されたチップエリ ア以外のダイシングエリア部分に形成されたことを特徴 とする請求項1乃至請求項5のいずれかに記載の研磨量 制御装置。

【請求項7】 前記ダイシングエリアに形成された第1 電極と、前記研磨パッドに形成された複数の第2電極と の間の個々の箇所の容量を前記容量測定手段で測定し、 前記個々の箇所の測定結果に応じて前記押圧手段により 該個々の箇所を押圧するようにしたことを特徴とする請 求項1乃至請求項6のいずれかに記載の研磨量制御装 置。

#### 【発明の詳細な説明】

#### [0001]

係り、特に半導体ウェハの表面の研磨量を制御する研磨 量制御装置に関する。

#### [0002]

【従来の技術】半導体ウェハの製造過程においては、該 半導体ウェハの表面を研磨し平坦化する場合がある。と の平坦化の度合の確認は、ウェハ表面の残膜厚を測定す ることにより行っている。図5は従来の残膜厚を測定す る手段の一例のブロック図である(例えば、特開平4-357851号公報)。

【0003】図5に示すように、従来の残膜測定手段

は、ウェハ101と、該ウェハ101の下面に形成され た誘電体層102と、回転しながらウェハ101を研磨 する研磨プレート103と、ウェハを研磨する際の研磨 剤であるスラリ104と、測定用の入力電圧の位相を1 80° ずらす増幅器105と、測定した変位電流から膜 厚を算出する計測部106等を備えている。前記研磨プ レート103には相互に絶縁された2つの電極103 a, 103bが形成されている。

【0004】との状態で、一方の電極(測定電極)10 3 a に印加される測定電圧は、他方の電極(保護電極) 103bに印加される測定電圧に対して180°位相を ずらして印加される。そして、測定電極103aとブー トストラップ方式で保護電極103bに駆動電流を供給 し、計測部106は、駆動電圧の振幅が誘電体層の厚さ に比例するように、変位電流を一定に保つ。そして、計 測部106から出力される電圧を測定することにより残 膜厚を測定を行っている。

#### [0005]

【発明が解決しょうとする課題】しかしながら、従来の 測定手段には次の問題点があった。即ち、従来の測定手 段ではウェハ全体の厚さの平均値を検出することになっ てしまう。従って、ウェハを大口径化したときには部分 的(局所的)に残膜量が異なるが、この部分的な残膜量 を測定するができない。また、ウェハにはチップエリア とダイシングエリアとが形成されるが、チップエリアに も残膜厚測定用の電圧を印加し、該電圧による電界が発 生するので、半導体チップの特性に悪影響を与えてしま

【0006】そこで、本発明の目的は、ウェハの局所的 30 な残膜厚が測定可能であり、測定用印加電圧により半導 体チップの特性に悪影響を与えないようにした研磨量制 御装置を提供することである。

#### [0007]

【課題を解決するための手段】前記課題を解決するため に請求項 1 記載の発明は、研磨面に沿って第 1 電極が設 けられた被研磨物と、該被研磨物に対向配置され、前記 第1電極に対向する位置に第2電極が設けられた研磨パ ッドと、前記第1電極と第2電極との間に電圧を印加す る電圧印加手段と、前記第1電極と第2電極との間の容 【発明の属する技術分野】本発明は、研磨量制御装置に 40 量を測定する容量測定手段とを備えたことを特徴とす る。また、請求項4記載の発明は、前記被研磨物におけ る所望の箇所を、前記研磨パッドに向けて押圧する押圧 手段を備えたことを特徴とする。また、請求項6記載の 発明は、前記被研磨物は半導体ウェハであり、前記第1 電極は該半導体ウェハに形成されたチップエリア以外の ダイシングエリア部分に形成されたことを特徴とする。 【0008】とのようにした状態で、例えば研磨パッド の第2電極を分割して第1電極に対向させ、該第2電極 に対応した個々の箇所の容量を測定する。この場合の電 50 圧印加をする箇所はダイシングエリアである。そして、

10

この測定した容量値の大小に応じて押圧手段により被研 磨物を研磨パッド側に押しつけ、この押しつけた状態で 研磨を行う。このようにすれば、ダイシングエリアに電 圧印加するので、半導体チップの特性に悪影響を及ぼす ことがなく、また、大口径の半導体ウェハの厚みを部分 的に制御することが可能となる。

#### [0009]

【発明の実施の形態】以下、本発明を図示の実施形態例 に基づいて説明する。図1,図2は本実施形態例を示す 図であって、図1(A)はウェハの平面図、図1(B) はA-A線に沿う断面図、図2は研磨パッドとウェハの 位置関係を示す平面図である。

【0010】図1、図2に示すように、円形のウェハ1 の下面側には層間絶縁膜11が一体に形成され、該層間 絶縁膜11の下面が研磨をする対象部である〔図1

(A), (B)]。ウェハ1にはマトリクス状に形成し たダイシングエリアにより複数のLSIチップエリア1 7が形成され、該ダイシングエリアには電極2が形成さ れている。該電極2には測定用の駆動電源18の一方の 極が接続されている。ウェハ1はウェハ保持部材6によ 20 あり、ウェハ1が研磨されても不変であり、前記静電容 り該ウェハの周囲を囲むように保持され、該保持部材6 には図示しない空気圧発生装置から供給される空気圧を 印加する局所加圧孔6 aが、マトリクス状に配置された 電極2の列方向に対応して穿設されている。ウェハ保持 部材6はウェハ1を保持したまま、図示しない回転手段 によりウェハ1の中心軸O1 (図1(B), 図2参照) の回りに回転駆動される。ウェハ1の回転角度は、中心 軸O1 に直結したウェハ回転角度検出器13により検出 される。

【0011】また、ウェハ1の下方には研磨パッド8が 30 凸を検出することが可能となる。 配置され、該パッド8は図示しない回転手段により中心 軸〇8の回りに回転駆動される。即ち、ウェハ1と研磨 パッド8とは、回転中心の異なった偏芯状態で回転する (図2参照)。研磨パッド8の回転角度は、中心軸O1 に直結した研磨パッド回転角度検出器14により検出さ れる。ウェハの層間絶縁膜11と研磨パッド8との間に は、非導電性のスラリ(研磨剤)12が供給されるよう になっている。

【0012】ウェハ保持部材6はウェハ1を脱落しない ように強固に保持するリテーナ4を備えており、該リテ 40 ーナ4の内部であって、研磨パッド8との対向面には、 校正電極5が埋め込まれている。該校正電極5は前記駆 動電源18の一方の極に接続されている。また、研磨バ ッド8の上面側の内部には校正用測定電極10と測定電 極9とが埋め込まれている。測定電極9と校正用測定電 極10とは前記駆動電源18の他方の極に接続されてい る。

【0013】そして、図2に示すように、校正用測定電 極10は1個であり、測定用電極9はウェハ1のダイシ ングエリアに形成された電極2に対向して、複数設けら 50 半導体ウェハのダイシングエリアに測定用電圧を印加し

れている。ウェハ1のリテーナ4に設けられた校正電極 5も1個である。

【0014】次に本実施形態例の動作を、図3,図4を 参照しつつ説明する。

#### (1)残膜厚の測定

層間絶縁膜11と研磨パッド8とが当接した状態で、図 示しない回転手段によりウェハ1と研磨パッド11とが 同一方向に回転駆動され、研磨が行われる。そして、研 磨中において、層間絶縁膜11の残膜厚を測定する場合 には、ウェハ1に設けた校正電極5と研磨パッド8に設 けた校正用測定電極10との相対回転位置が一致したと とを、ウェハ回転角度検出器13と研磨パッド回転角度 検出器14とにより確認する。

【0015】との相対回転位置の一致状態で、校正電極 5と校正用測定電極10との間に介在されたスラリ12 による静電容量C1 (図3参照)を静電容量測定器3に より測定する。同時に、ウェハの電極2と測定電極9と スラリ12による静電容量C3を静電容量測定器3によ り測定する。前記静電容量C1 は基準となる静電容量で 量C3 は研磨により変動する。

【0016】そして、前記静電容量C3から静電容量C 1 を差し引いた静電容量C2 が層間絶縁膜 1 1 の厚さ (残膜厚) に起因する容量となる。この静電容量C2 に 基づいて残膜厚を求める。なお、静電容量値C2 と残膜 厚との関係は、層間絶縁膜の材質、スラリの材質等に応 じて予めテーブルとして用意しておけばよい。以上のよ うな残膜厚の測定を研磨パッド8内の全ての測定電極9 に対して行なえば、ウェハ表面の部分的(局所的)な凹

#### 【0017】(2)局所加圧により研磨

図4(A)に示したように、層間絶縁膜11の下面に凹 凸が形成されているとする。該絶縁膜11の残膜厚は左 から順に「a, b, c, d」であるとし、c=d>a>bの関係があるとする。この場合は、 $a \sim d$  に対応する 部分の局所加圧孔6 a1~6 a4から、図(A) に示す矢印 p1 ~ p4 の長さに対応した大きさの空気加圧を行い、 p3 = p4 > p1 > p2 の加圧状態で研磨パッド8によ り研磨を行う。このようにすれば、残膜厚に応じて研磨 量を加減することができるので、層間絶縁膜11全体を 通じて平坦化することが可能となる。

【0018】なお、本実施形態例では被研磨物として半 導体ウェハの場合を説明したが、その他の平坦さを要求 される物にも本発明を適用できるのは勿論である。

【発明の効果】以上説明したように本発明によれば、被 研磨物(半導体ウェハ)を分割した状態で個々の箇所に 応じた研磨量を制御できるので、大口径の半導体ウェハ であっても表面全体を平坦化することができる。また、

ているので、半導体チップの特性に悪影響を及ぼすこと がない。

#### 【図面の簡単な説明】

【図1】本発明の実施形態例を示す図であって、(A)はウェハの平面図、(B)はA-A線に沿う断面図である。

【図2】同実施形態例の研磨バッドの電極配置を示す平 面図である。

【図3】同実施形態例で研磨した場合の電極間の静電容量を示す図である。


【図4】同実施形態例で研磨した場合における局所加圧を示す図であって、(A)は断面図、(B)は平面図である。


【図5】従来の研磨量制御装置の概略構成図である。

#### \*【符号の説明】


- 1 ウェハ(被研磨物)
- 2 電極(第1電極)
- 3 静電容量測定器(容量測定手段)
- 4 リテーナ
- 5 校正電極(基準電極)
- 6 ウェハ保持部材
- 6 a 局所加圧孔 (押圧手段, 空気圧供給手段)
- 8 研磨パッド
- 10 9 測定電極 (第2電極)
  - 10 校正用測定電極(測定用基準電極)
  - 11 層間絶縁膜(被研磨物)
  - 12 スラリ(研磨剤)
  - 17 チップエリア

【図1】







【図2】




【図3】



【図4】





【図5】

